This content is not included in your SAE MOBILUS subscription, or you are not logged in.
Efficient Virtualization for Functional Integration on Modern Microcontrollers in Safety-Relevant Domains
ISSN: 0148-7191, e-ISSN: 2688-3627
Published April 01, 2014 by SAE International in United States
Annotation ability available
The infrastructure in modern cars is a heterogeneous and historically grown network of different field buses coupling different electronic control units (ECUs) from different sources. In the past years, the amount of ECUs in the network has rapidly grown due to the mushrooming of new functions which historically were mostly implemented on a one-ECU-per-function basis resulting in up to a hundred ECUs in fully equipped luxury cars. Additionally, new functions like parking assist systems or advanced chassis control functions are getting increasingly complex and require more computing power. These two facts add up to a complex challenge in development.
The current trend to host several functions in single ECUs as integration platforms is one attempt to address this challenge. This trend is supported by the increased computing power of current and upcoming multi-core microcontrollers. In this paper, our emphasis is on the practical realization of integration platform ECUs in the chassis domain, which is characterized by higher functional safety, and in the future, high security requirements.
Different concepts addressing integration, isolation, hiding of hardware details and reaching flexibility will be discussed with regards to their benefits, drawbacks and influences on costs and limits.
The options will be discussed taking into account the requirements of hard real-time systems. Deterministic timing behavior of software on a multi-core system is still a research issue and the link to virtualization with multiple virtual machines being executed on a multi-core system will be shown.
|Journal Article||Managing Functional Safety Processes for Automotive E/E Architectures in Integrated Model-Based Development Environments|
|Technical Paper||Chassis Control System Based on the Concept of Moding|
CitationSchneider, R., Kohn, A., Schmidt, K., Schoenberg, S. et al., "Efficient Virtualization for Functional Integration on Modern Microcontrollers in Safety-Relevant Domains," SAE Technical Paper 2014-01-0206, 2014, https://doi.org/10.4271/2014-01-0206.
- Popek, G. J. and Goldberg R. P., “Formal Requirements for Virtualizable Third Generation Architectures”, Communications of the ACM 17 (7): 412-421.
- ISO 26262 Road vehicles - Functional safety - Part 1-10, URL http://www.iso.org.
- Schmidt, K., Buhlmann, M., Ficek, C., Richter, K., “Design Patterns for Highly Integrated ECUs with Various ASIL Level”, ATZ elektronik worldwide Edition, 2012-01.
- Ficek, C., Sebastian, M., Feiertag, N., Richter, K. et al., “Software Architecture Methods and Mechanisms for Timing Error and Failure Detection According to ISO 26262: Deadline vs. Execution Time Monitoring,” SAE Technical Paper 2013-01-0174, 2013, doi:10.4271/2013-01-0174.
- Brewerton, S. and Schneider, R., “Hardware Based Paravirtualization: Simplifying the Co-Hosting of Legacy Code for Mixed Criticality Applications,” SAE Technical Paper 2013-01-0186, 2013, doi:10.4271/2013-01-0186.
- Herber, C., Richter, A., Rauchfuss, H., Herkersdorf, A., “Spatial and Temporal Isolation of Virtual CAN Controllers” Workshop on Virtualization for Real-Time Embedded Systems, RTCSA 2013.
- Qian, Z., “Evaluation of Virtualization Techniques on the AURIX Microcontroller”, Master Thesis, Technical University of Munich, 07/2013.
- www.autosar.org, Official website of the AUTOSAR partnership.
- Yan, J., Zhang, W., “WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches”, Real-Time and Embedded Technology and Applications Symposium, 2008. RTAS '08. IEEE, 2008, pp. 80-89.
- Zhang, W., Yan, J., “Accurately Estimating Worst-Case Execution Time for Multi-core Processors with Shared Direct-Mapped Instruction Caches”, Embedded and Real-Time Computing Systems and Applications, 2009. RTCSA '09. 15th IEEE International Conference on, 2009, pp. 455-463.
- Xuewen, Z., Jiang, J., Ting, L., Xing, H., “Optimization of multi-core Interconnection for WCET analysis in automotive application”, Computational Intelligence and Communication Networks (CICN), 2012 Fourth International Conference on, 2012, pp. 483-486.
- Cullman, C., Ferdinand, C., Gebhard, G., Grund, D. et al., “Predictability Considerations in the Design of Multi-Core Embedded Systems”, Proceedings of Embedded Real Time Software and Systems, 2010.
- Whitepaper “ARM System Memory Management Unit Architecture Specification Version 2.0”, 2013, ARM Limited.
- Whitepaper “TriCore V1.6 Core Architecture User Manual (Volume 1)”, 2012, Infineon Technologies AG.
- Whitepaper “TriCore V1.6 Instruction Set User Manual (Volume 2)”, 2012, Infineon Technologies AG.