This content is not included in
your SAE MOBILUS subscription, or you are not logged in.
Automatic Gateway Prototype Generation for Optimization of E/E-Architectures Based on High-Level Models
Technical Paper
2011-01-1029
ISSN: 0148-7191, e-ISSN: 2688-3627
Annotation ability available
Sector:
Language:
English
Abstract
To fulfil the increasing requirements of electric/electronic architectures in automotive environments new concepts for future Electronic Control Units (ECU) are needed. Novel hardware architectures offer much higher potential compared to standard microcontroller devices. In previous publications the advantages of modular gateway architectures over standard microcontroller solutions were shown, especially regarding performance, low latency times, busload independency and configurability. However developing hardware gateway configurations is neither convenient nor practical. But recent development showed a trend towards early e/e-architecture models in tools like PREEvision which are usually used for architecture exploration. In this contribution we demonstrate an approach that closes the gap between such modeling tools and the reconfigurable gateway architecture. Based on our framework automatic generation of high performance gateways even in very early development phases is now feasible. We also demonstrate and discuss the low amount of additional modeling effort being necessary for “automatic-generation-ready” models.
Recommended Content
Authors
Citation
Sander, O., Merz, J., Becker, J., and Reichmann, C., "Automatic Gateway Prototype Generation for Optimization of E/E-Architectures Based on High-Level Models," SAE Technical Paper 2011-01-1029, 2011, https://doi.org/10.4271/2011-01-1029.Also In
References
- http://www.aquintos.com/
- Sander, O. Traub, M. Hübner, M. Becker, J. Luka, J. Weber, T. Modular Concept for an FPGA based Automotive Gateway VDI Electronic Systems for Vehicles Baden-Baden 2007
- Becker, J. Hübner, M. Hettich, G. Constapel, R. Eisenmann, J. Luka, J. Dynamic and Partial FPGA Exploitation Proceedings of the IEEE on Advanced Automotive Technologies 2007
- Sander, O. Hübner, M. Becker, J. Traub, M. Reducing Latency Times by Accelerated Routing Mechanisms for an FPGA Gateway in the Automotive Domain ICFPT 2008 Taipeih, Taiwan 2008
- Becker, J. Sander, O. Hübner, M. Traub, M. et al. “Standards for Electric/Electronic Components and Architectures,” Convergence Technical Paper 2008-21-0022 2008