This content is not included in your SAE MOBILUS subscription, or you are not logged in.
Methods and Tools for End-to-End Latency Analysis and Optimization of a Dual-Processor Control Module
ISSN: 0148-7191, e-ISSN: 2688-3627
Published April 16, 2012 by SAE International in United States
Annotation ability available
Automotive HW/SW architectures are becoming increasingly complex to support the deployment of new safety, comfort, and energy-efficiency features. Such architectures include several software tasks (100+), messages (1000+), computational and communication resources (70+ CPUs, 10+ buses), and (smart) sensors and actuators (20+). To cope with the increasing system complexity at lowest development and product costs, highest safety, and fastest time to market, model-based rapid-prototyping development processes are essential. The processes, coupled with optimization steps aimed at reducing the number of software and hardware resources while satisfying the safety requirements, enable reduction of the system complexity and ease downstream testing/validation efforts. This paper describes a novel model-based design exploration and optimization process for the deployment of a set of software tasks on a dual-processor control module implementing a fail-safe strategy. The fail-safe strategy is realized by a primary and a secondary path, implemented as two separate chains of software tasks executing on two separate processors communication via a SPI (Serial Peripheral Interface) bus. The dual-processor module must satisfy two requirements: first, the latency of the primary path must be bounded to guarantee a safe real time response to changes in the environment; second, the difference between the primary and the secondary path latencies must be bounded to guarantee no data inconsistency occurs (e.g, stale data). In this work, we apply a design exploration and optimization process, based upon a synergetic use of different timing analysis and optimization methods (for example, worst case, probabilistic, and model-checking) and tools, to compute the latency of the paths, and the corresponding latency differences. We also optimize the design (using genetic algorithms) with respect to the specified timing constraints by changing task offsets and priorities. It is not the objective of this paper to demonstrate that the implemented strategy is indeed a fail-safe strategy that addresses the safety goal of the system. Also, the dual-core dual-path strategy does not address malfunctioning in both cores due to a clock failure. In this paper, we take the strategy as a given and propose methods and tools that aid designers in finding the desired trade-offs between satisfaction of the latency constraints and efficient usage of the hardware resources.
CitationGiusto, P., Ghosal, A., Zeng, H., Yousuf, A. et al., "Methods and Tools for End-to-End Latency Analysis and Optimization of a Dual-Processor Control Module," SAE Technical Paper 2012-01-0029, 2012, https://doi.org/10.4271/2012-01-0029.
- AUTOSAR 4.0 Specification of timing Extensions http://www.autosar.org/download/R4.0/AUTOSAR_TPS_TimingExtensions.pdf . 2010
- CANoe http://www.vector.com/vi_canoe_en.html .
- ML Designer. ML Design Technologies http://www.mldesigner.com
- Promela http://www.spinroot.com/spin/Man/promela.html
- Ptolemy http://ptolemy.eecs.berkeley.edu
- SPIN http://www.spinroot.com
- SymTA/S. Symtavision http://www.symtavision.com/symtas.html
- Alur, Rajeev Dill, David L. A Theory of Timed Automata Journal of Theoretical Computer Science 1994 126 2 183 235
- Clarke, Edmund M. Grumberg Orna Doron A Peled Model Checking Cambridge The MIT Press 2000
- Díaz, J. L. García, D. F. Kim, K. Lee, C. G. Bello, L. Lo López, J. M. Min, S. L. Mirabella, O. Stochastic analysis of periodic real time systems Proceedings of IEEE Real-Time Systems Symposium 2002
- Dutertre, Bruno Sorea, Maria Modeling and Verification of a Fault-Tolerant Real-Time Startup Protocol using Calendar Automata Proceedings of Formal Techniques in Real-Time and Fault-Tolerant Systems 2004
- Feiertag, Nico Richter, Kai Nordlander, J. Jonsson, J. A Compositional Framework for End-to-End Path Delay Calculation of Automotive Systems under Different Path Semantics IEEE Real-Time System Symposium (RTSS), Workshop on Compositional Theory and Technology for Real-Time Embedded Systems (CRTS'08) Barcelona, Spain 2008
- Joseph, Mathai Pandya, Paritosh K. Finding Response Times in a Real-Time System The Computer Journal 1986 29 390 395
- Lehoczky, John P. Fixed priority scheduling of periodic task sets with arbitrary deadlines Proceedings of the IEEE Real-Time Systems Symposium 1990
- Liu, C. L. Layland, James W. Scheduling Algorithms for Multiprogramming in a Hard-Real-time Environment Journal of the ACM 1973 20 1 46 61
- López, Jose M. Díaz, Jose L. Entrialgo, Joaquin García, Daniel Stochastic analysis of real-time systems under preemptive priority-driven scheduling Journal of Real-Time Systems 2008 40 2 180 207
- Mohalik, Swarup Rajeev, A.C. Dixit, Manoj G. Ramesh, S. Suman, R. Vijay Pandya, Paritosh K. Jiang, Shengbing Model Checking Based Analysis of End-to-end Latency in Embedded, Real-time Systems with Clock Drifts Proceedings of Design Automation Conference 2008
- Natale, Marco Di Giusto, Paolo Kanajan, Sri Pinello, Claudio Popp, Patrick Architecture Exploration of Time- Critical and Cost-Sensitive Distributed Systems Proceedings of Society of Automotive Engineers World Congress 2007
- Pop, Traian Eles, Petru Peng, Zebo Holistic Scheduling and Analysis of Mixed Time/Event-Triggered Distributed Embedded Systems Proceedings of International Symposium on Hardware/Software Codesign 2002
- Richter, Kai Ernst, Rolf Event Model Interfaces for Heterogeneous System Analysis Proceedings of Design Automation and Test in Europe Conference 2002
- Tindell, Ken Adding Time-Offsets to Schedulability Analysis Department of Computer Science, University of York 1994 Technical Report YCS 221
- Tindell, Ken Clark, Jon Holistic schedulability analysis for distributed hard real-time systems Journal of Microprocessing and Microprogramming 1994 40 2-3 117 134
- Zeng, Haibo Probabilistic Timing Analysis of Distributed Real-time Automotive Systems PhD Thesis Department of Electrical Engineering and Computer Sciences, University of California Berkeley 2008
- Zeng, Haibo Natale, Marco Di Sangiovanni-Vincentelli, Alberto Stochastic Analysis of CAN-Based Real-Time Automotive Systems IEEE Transactions on Industrial Informatics 2009 5 4 388 401
- Zeng, Haibo Natale, Marco Di Giusto, Paolo Sangiovanni-Vincentelli, Alberto Using Statistical Methods to Compute the Probability Distribution of Message Response Time in Controller Area Network IEEE Transactions on Industrial Informatics 2010 6 4 678 691