This content is not included in your SAE MOBILUS subscription, or you are not logged in.
An Integrated Timing Analysis Methodology for Real-Time Systems
ISSN: 0148-7191, e-ISSN: 2688-3627
Published April 12, 2011 by SAE International in United States
Annotation ability available
Developers of safety-critical real-time systems have to ensure that their systems react within given time bounds. Ideally, the system is designed to provide sufficient computing power and network bandwidth, is cost efficient and provides the necessary safety level. To achieve this goal, three challenges have to be addressed. First, it must be possible to account for timing during early development stages in the architecture exploration phase. Second, during software development, timing behavior and the effects of software changes on timing must be observable. Third, there must be a technology for formally verifying the final timing behavior for industry-size applications.
In this article we present a comprehensive methodology for dealing with timing which addresses all three issues based on state-of-the-art commercial tools. AbsInt's TimingExplorer provides execution time estimates for an early code-level ECU exploration, while Symtavision's SymTA/S Architecture Explorer provides execution time budgets for the selected hardware and software at the system level. Gliwa T1 can deliver measurement-based information about the worst-case execution time of basic blocks, the core execution time and the response time of tasks and interrupts. AbsInt's aiT is a static analyzer which determines safe upper bounds for the worst-case execution times of non-interrupted tasks. It can be used during software development as a part of the build process and at the validation stage to provide guaranteed WCET bounds. Both task-level analysis results and measurement information can be fed into the system-level analysis tool SymTA/S from Symtavision, which computes the worst-case response times (WCRTs) of the entire system. For an efficient, integrated flow, all these tools share a common abstraction level and are coupled by well-defined interfaces. Starting from a system model, designers can now seamlessly perform timing budgeting, monitor and observe timing during software development, and do performance optimization and timing verification. This is possible both on the code of individual functions, as well as for function and subsystem integration.
CitationKästner, D., Jersak, M., Ferdinand, C., Gliwa, P. et al., "An Integrated Timing Analysis Methodology for Real-Time Systems," SAE Technical Paper 2011-01-0444, 2011, https://doi.org/10.4271/2011-01-0444.
- Gustafsson, J., Lisper, B., Schordan, M., Ferdinand, C., Gliwa, P., Jersak, M., and Bernat, G.. ALL-TIMES - a European project on integrating timing technology. In Margaria, T. and Steffen, B., editors, Leveraging Applications of Formal Methods, Verification and Validation, Third International Symposium, ISoLA 2008, Porto Sani, Greece, October 13-15, 2008. Proceedings, volume 17 of Communications in Computer and Information Science, pages 445-459. Springer, 2008.
- Ferdinand, C., Heckmann, R., Kästner, D., and Nenova, S.. Architecture exploration and timing estimation during early design phases. Embedded World Congress, Nuremberg, Mar. 2010.
- Richter, K., Jersak, M., and Ernst, R.. Learning early-stage platform dimensioning from late-stage timing verification. In Design, Automation and Test in Europe, DATE 2009, Nice, France, April 20-24, 2009, pages 851-857. IEEE, 2009.
- Richter, K.. Compositional Scheduling Analysis Using Standard Event Models - The SymTA/S Approach. PhD thesis, Technical University of Braunschweig, Germany, 2005.
- Wilhelm, R., Engblom, J., Ermedahl, A., Holsti, N., Thesing, S., Whalley, D., Bernat, G., Ferdinand, C., Heckmann, R., Mitra, T., Mueller, F., Puaut, I., Puschner, P., Staschulat, J., and Stenström, P.. The worst-case execution-time problem - Overview of methods and survey of tools. ACM Transactions on Embedded Computing Systems, 7(3): 1-53, 2008.
- Ferdinand and Heckmann, R.. Worst-case execution time - a tool provider's perspective. In 11th IEEE International Symposium on Object/component/service-oriented Real-time distributed Computing ISORC 2008, Orlando, Florida, USA, May 2008.
- Cousot, P. and Cousot, R.. Abstract interpretation: A unified lattice model for static analysis of programs by construction or approximation of fixpoints. In Proceedings of the 4th ACM Symposium on Principles of Programming Languages, pages 238-252, Los Angeles, California, 1977.
- Langenbach, M., Thesing, S., and Heckmann, R.. Pipeline modeling for timing analysis. In Proceedings of the 9th International Static Analysis Symposium SAS 2002, volume 2477 of Lecture Notes in Computer Science, pages 294-309. Springer-Verlag, 2002.
- Schneider, J. and Ferdinand, C.. Pipeline behavior prediction for superscalar processors by abstract interpretation. In Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems, volume 34, pages 35-44, May 1999.
- Li, Y.-T. S. and Malik, S.. Performance analysis of embedded software using implicit path enumeration. In Proceedings of the 32nd ACM/IEEE Design Automation Conference, 1995.
- Theiling, H. and Ferdinand, C.. Combining abstract interpretation and ILP for microarchitecture modelling and program path analysis. In Proceedings of the 19th IEEE Real-Time Systems Symposium, pages 144-153, Madrid, Spain, Dec. 1998.
- Ferdinand, C., Heckmann, R., Langenbach, M., Martin, F., Schmidt, M., Theiling, H., Thesing, S., and Wilhelm, R.. Reliable and precise WCET determination for a real-life processor. In Proceedings of EMSOFT 2001, First Workshop on Embedded Software, volume 2211 of LNCS, pages 469-485. Springer, 2001.
- Ferdinand, C.. Cache Behavior Prediction for Real-Time Systems. PhD thesis, Saarland University, 1997.
- Heckmann, R., Langenbach, M., Thesing, S., and Wilhelm, R.. The influence of processor architecture on the design and the results of WCET tools. Proceedings of the IEEE, 91(7): 1038-1054, July 2003. Special Issue on Real-Time Systems.
- Henia, R., Hamann, A., Jersak, M., Racu, R., Richter, K., and Ernst, R.. System level performance analysis - the SymTA/S approach. IEEE Proceedings on Computers and Digital Techniques, 152(2), Mar. 2005.
- Joseph, M. and Pandya, P. K.. Finding response times in a real-time system. The Computer Journal, 29(5):390-395, 1986.
- AUTOSAR Development Partnership. Automotive Open System Architecture (AUTOSAR). URL: http://www.autosar.org, 2003.
- TIMMO Consortium. TIMMO - Timing Model. URL: http://www.timmo.org, 2009.
- Continental Automotive GmbH. OSEK/VDX. URL: http://www.osek-vdx.org.