This content is not included in
your SAE MOBILUS subscription, or you are not logged in.
Formal Timing Analysis of Full Duplex Switched Based Ethernet Network Architectures
Technical Paper
2010-01-0455
ISSN: 0148-7191, e-ISSN: 2688-3627
Annotation ability available
Sector:
Language:
English
Abstract
Ethernet could be a promising solution to satisfy the increasing bandwidth requirements of future automotive systems. While the non-deterministic timing behavior of standard Ethernet makes its application unsuitable for time critical systems, different real-time Ethernet solutions which ensure bounded communication delays exist and are also already employed in the industry. A common aspect of the existing solutions is the full duplex switched Ethernet network architecture on which they are based. This makes it possible to guarantee the existence of an upper bound of the message latency, but the determination of this bound is far from trivial in most cases. For the determination of the message latency, the behavior of all sources of traffic on the network has to be taken into account. Specifically, one must consider the maximum frame size transmitted by any device, the scheduling parameters of the frames (e.g. Class of Service (CoS) priorities), and the time distribution and rate of frames. In this paper, we present how the concepts used in compositional system level performance analysis can be adapted to analyze full duplex switched based network architectures. We also demonstrate the feasibility of the formal approach by analyzing a system based upon a prominent real time Ethernet solution, namely AFDX, and compare the obtained results with results obtained by simulation.
Recommended Content
Topic
Citation
Rox, J. and Ernst, R., "Formal Timing Analysis of Full Duplex Switched Based Ethernet Network Architectures," SAE Technical Paper 2010-01-0455, 2010, https://doi.org/10.4271/2010-01-0455.Also In
References
- ARINC. ARINC 664 Aircraft Data Network, Part 7: Avionics Full Duplex Switched Ethernet (AFDX) Network 2005
- Chakraborty S. Künzli S. Thiele L. A general framework for analysing system properties in platform-based embedded system designs Design, Automation and Test in Europe Conference and Exhibition 2003 190 195 2003
- FlexRay Consortium http://www.flexray.com January 2010
- Gutiérrez J.C.P. Garcá J.J.G. Harbour M.G. On the Schedulability Analysis for Distributed Hard Real-Time Systems Proceedings of the 9th Euromicro Workshop on Real-Time Systems Toledo, Spain 136 143 1997
- Henia R. Hamann A. Jersak M. Racu R. Richter K. Ernst R. System Level Performance Analysis - The SymTA/S Approach IEE Proceedings Computers and Digital Techniques 152 2 148 166 March 2005
- Henia R. Racu R. Ernst R. Improved output jitter calculation for compositional performance analysis of distributed systems Parallel and Distributed Processing Symposium, 2007. IPDPS 2007 IEEE International 1 8 March 2007
- Henzinger T. Matic S. An Interface Algebra for Real-Time Components Proc. of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS) April 2006
- Jonsson Bengt Perathoner Simon Thiele Lothar Yi Wang Cyclic dependencies in modular performance analysis EMSOFT '08: Proceedings of the 8th ACM international conference on Embedded software 179 188 New York, NY, USA October 2008 ACM
- Laboratory of Process Data Processing of Reutlingen University Information about Real-Time Ethernet in Industry Automation http://www.realtime-ethernet.de 2010
- Lehoczky J. Fixed Priority Scheduling of Periodic Task Sets with Arbitrary Deadlines Real-Time Systems Symposium, 1990. Proceedings., 11th 201 209 Dec 1990
- MLDesign Technologies MLDesigner http://www.mldesigner.com/ January 2010
- Pop P. Eles P. Peng Z. Schedulability analysis and optimization for the synthesis of multi-cluster distributed embedded systems Design, Automation and Test in Europe Conference and Exhibition 2003 184 189 2003
- Richter Kai Compositional Scheduling Analysis Using Standard Event Models Technical University of Braunschweig 2004
- Rox Jonas Ernst Rolf Exploiting inter-event stream correlations between output event streams of non-preemptive scheduled tasks Design, Automation and Test in Europe (DATE 2010) 2010
- Schliecker Simon Rox Jonas Ivers Matthias Ernst Rolf Providing accurate event models for the analysis of heterogeneous multiprocessor systems Proc. 6th International Conference on Hardware Software Codesign and System Synthesis (CODES-ISSS) Atlanta, GA oct 2008
- Symtavision SymTA/S tool suite http://www.symtavision.com January 2010
- Tindell K. Clark J. Holistic schedulability analysis for distributed hard real-time systems Microprocessing and Microprogramming 40 2-3 117 134 1994
- Tindell K. W. Burns A. Wellings A. J. An extendible approach for analyzing fixed priority hard real-time tasks Real-Time Syst. 6 2 133 151 1994
- Tindell K.W. Adding time-offsets to schedulability analysis Technical report University of York 1994
- Wilhelm Reinhard Engblom Jakob Ermedahl Andreas Holsti Niklas Thesing Stephan Whalley David Bernat Guillem Ferdinand Christian Heckmann Reinhold Mitra Tulika Mueller Frank Puaut Isabelle Puschner Peter Staschulat Jan Stenström Per The worst-case execution-time problem-overview of methods and survey of tools Transactions on Embedded Computing Systems 7 3 1 53 2008