This content is not included in your SAE MOBILUS subscription, or you are not logged in.
Adding Timing Analysis to Functional Design to Predict Implementation Errors
ISSN: 0148-7191, e-ISSN: 2688-3627
Published April 16, 2007 by SAE International in United States
Annotation ability available
The classical V-cycle methodology for the design of embedded automotive systems is typically implemented by a sequence of steps, from a functional specification down to the implementation at the programming level with the support of an RTOS. The validation of the design is a complex task that consists of analyzing and verifying by testing both functional and non-functional requirements. An important subset of non-functional requirements consists of timing constraints. Implementation must be checked against any violation of the latency and schedulability constraints; otherwise the functionality of the entire system could be severely compromised. Unfortunately, even in state-of-the-art processes, this step is not supported by adequate methods and tools. Subsequently, the process is error-prone and subject to implementation errors, and it is very difficult to generate derivative designs.
In this paper, we propose the use of real-time scheduling theory as a formal underpinning for a design process in which the timing behavior is considered from the earliest phases of the development.
To support the designer in this phase, we have built the RT-Druid design environment, which extends the scope of traditional (and existing) schedulability and timing analysis tools in many directions. First, RT-Druid captures the mapping of the functional components of the system to the concurrent threads implementing them, and to the hardware/software platform, allowing one to precisely trace such design decisions as the allocation of functions to a thread, and to identify potential problems in thread scheduling, communication and synchronization. Second, RT-Druid provides schedulability analysis together with sensitivity analysis, showing how variations of the thread parameters affect the response times and the schedulability of the system. Finally, RT-Druid provides support for application modes to analyze systems with dynamic workloads.
The RT-Druid design environment is integrated into the Eclipse open development framework and allows easy integration with third party tools. It supports the OSEK/VDX standard with import/export of OIL specifications and the generation of configuration code for Evidence's ERIKA Enterprise RTOS.
CitationGai, P., Lipari, G., Natale, M., Serreli, N. et al., "Adding Timing Analysis to Functional Design to Predict Implementation Errors," SAE Technical Paper 2007-01-1272, 2007, https://doi.org/10.4271/2007-01-1272.
System Level Architecture Design Tools and Methods
Number: SP-2129; Published: 2007-04-16
Number: SP-2129; Published: 2007-04-16
- OSEK/VDX Standard http://www.osek-vdx.org
- Henriksson Dan Cervin Anton Årzén Karl-Erik “TrueTime: Real-time Control System Simulation with MATLAB/Simulink” In Proceedings of the Nordic MATLAB Conference Copenhagen, Denmark October 2003 http://www.control.lth.se/truetime/
- ETAS Gmbh. Ascet-SD http://www.etas.de
- dSPACE Inc. Targetlink http://www.dspace.de/
- The Mathworks. The mathworks simulink and stateflow http://www.mathworks.com
- Matworks Embedded Coder http://www.mathworks.com/products/rtwembedded/
- Scaife N. Caspi P. Integrating model-based design and preemptive scheduling in mixed time-and event-triggered systems In Euromicro conference on Real-Time Systems (ECRTS‘04) 2004
- Semantics-preserving and memory-efficient implementation of inter-task communication under static-priority or EDF schedulers Tripakis S. Sofronis C. Scaife N. Caspi P. 5th ACM Intl. Conf. on Embedded Software (EMSOFT'05)
- Absint aiT http://www.absint.com/ait/
- Rapita Systems ltd, Rapitime http://www.rapitasystems.com
- Lauterbach Trace32 http://www.lauterbach.com
- Bartolini Cesare Lipari Giuseppe Natale Marco Di “From functional blocks to the synthesis of the architectural model in embedded real-time applications” Proceedings of the Real-Time and Embedded Technology and Applications Symposium (RTAS 05) March 7-10 2005 San Francisco, California
- Lehoczky J. Sha L. Ding Y. The rate monotonic scheduling algorithm: Exact characterization and average case behavior In Proceedings of the IEEE Real-Time Systems Symposium December 1989
- Liu C.L. Layland J.W. Scheduling algorithms for multiprogramming in a hard-realtime environment Journal of the Association for Computing Machinery 20 1 1973
- Gai Paolo Lipari Giuseppe Natale Marco Di “Stack size minimization for embedded real-time system on-a-chip” Design Automation for Embedded Systems 7 1/2 sept 2002 Kluwer Publisher
- Enrico Bini Buttazzo Giorgio C. The space of rate monotonic schedulability In Proceedings of the 23rd IEEE Real-Time Systems Symposium 169 178 Austin, Texas December 2002
- INTEREST IST Project http://www.interest-strep.eu/
- Pellizzoni Rodolfo Lipari Giuseppe “Feasibility Analysis of Real-Time Periodic Tasks with Offsets” Real-Time Systems 30 1-2 May 2005
- Ferrari A. Gaviani G. Gentile G. Romagnoli L. Monti S. Beine M. Automatic Code Generation and Platform Based Design Methodology: An Engine Management System Design Case Study SAE 2005 Transaction Journal of Passenger Cars - Electronic and Electrical Systems, (2005-01-1360) march 2006
- Bini Enrico Natale Marco Di Buttazzo Giorgio C. Sensitivity Analysis for Fixed-Priority Real-Time Systems Proceedings of the 18th Euromicro Conference on Real-Time Systems Dresden, Germany July 2006
- Gai Paolo Natale Marco Di Lipari Giuseppe Ferrari Alberto Gabellini Claudio Marceca Paolo A comparison of MPCP and MSRP when Sharing Resources in the Janus Multiple Processor-on-a-Chip Platform Proceedings of the RTAS '03
- Bini Enrico Natale Marco Di Buttazzo Giorgio C. Sensitivity Analysis for Fixed-Priority Real-Time Systems Tests, to appear on the Journal of Real-Time Systems 2007
- Bengtsson Johan Larsen Kim G. Larsson Fredrik Pettersson Paul Wang Yi. Uppaal - a Tool Suite for Automatic Verification of Real-Time Systems In Proceedings of the 4 th DIMACS Workshop on Verification and Control of Hybrid Systems New Brunswick, New Jersey 22-24 October 1995