This content is not included in your SAE MOBILUS subscription, or you are not logged in.
Automotive Vision Platform Equipped with Dedicated Image Processor for Multiple Applications
ISSN: 0148-7191, e-ISSN: 2688-3627
Published March 08, 2004 by SAE International in United States
Annotation ability available
A new automotive vision platform has been developed for practical applications. The vision platform simultaneously realizes high-performance computing power and reliability for automotive use by using a newly developed dedicated image processor. The developed processor has specialized and novel hardware allowing it to process a large amount of image data at high speed under a moderate clock frequency. The vision platform has enough capability to process multiple applications at the same time. In this paper, we describe the unified memory architecture in the vision platform. We introduce specific functional units for various applications such as the edge analysis unit. We report results from experiments with a real-time on-board lane recognition system.
CitationMuramatsu, S., Otsuka, Y., Takenaga, H., Kobayashi, Y. et al., "Automotive Vision Platform Equipped with Dedicated Image Processor for Multiple Applications," SAE Technical Paper 2004-01-0179, 2004, https://doi.org/10.4271/2004-01-0179.
- Thorpe C. et al. “Safe Robot Driving” Proc. ICMA'2002 2002
- Schauerte F. J. et al. “A 320×226 Pixel CMOS Imager Chip Optimized for Automotive Vision Applications” SAE, 2001-01-0317 2001
- Tsuji T. et al. “Development of Night Vision System” IEEE Intelligent Vechicle Vehicles Symposium (IV2001) 133 140 2001
- Tsuji M. Shirato R. Furusho H. Akutagawa K. “Estimation of Road Configuration and Vehicle Attitude by Lane Detection for a Lane-Keeping System” SAE, 2001-01-0799 2001
- Kondo Y. et al. “A 4GOPS 3Way-VLIW Image Recognition Processor Based on a Configurable Media-Processor” ISSCC2001 148 149 2001
- Kyo S. et al “A 51.2GOPS Scalable Video Recognition Processor for Intelligent Cruise Control Based on a Linear Array of 128 4-Way VLIW Processing Elements” ISSCC 2003 48 49 2003
- Fukushima T. Kobayashi Y. Miura S. Asada K. “Architecture of an Image Signal Processor-2 (ISP-2)” Proc. ICPR 38 41 1986
- Muramatsu S. et al. “Image Processing LSI “ISP-IV” Based on Local Parallel Architecture and Its Applications” Proc. ICIP'98 1000 1004 1998
- Muramatsu S. et al “Development of Image Processing Hardware for Vision Systems and Its Applications” Proc. QCAV'98 378 383 1998
- Morizane H. Takenaga H. Kobayashi Y. Nakamura K. “Cut-In Vehicle Recognition System” Proc. ITSC'99 976 980 1999
- Otsuka Y. et al “Multitype Lane Markers Recognition Using Local Edge Direction” IEEE Intelligent Vehicle Symposium (IV2002) 2002
- Muramatsu S. et al “Development of Image Processing LSI “SuperVCHIP” for Real-time Vision Systems” Proc. SPIE 4666 95 103 2002