This content is not included in
your SAE MOBILUS subscription, or you are not logged in.
A Fast-Turnaround, Easily Testable ASIC Chip for Serial Bus Control
Annotation ability available
Sector:
Language:
English
Abstract
This paper describes the standard cell ASIC design methodology for a serial bus controller chip. This is a prototype CMOS chip which was designed in 19 weeks for an automotive application. The chip includes testability circuits which help attain 98% fault coverage.