This content is not included in
your SAE MOBILUS subscription, or you are not logged in.
Semiconductor Electrostatic Discharge Damage Protection
Annotation ability available
Sector:
Language:
English
Abstract
A current problem plaguing many users of MOS discrete and integrated circuit devices is the high damage rate incurred during handling and normal assembly processes. The characteristic high impedance input gates render these devices extremely vulnerable to damage induced by electrostatic potentials commonly developed in the assembly area. Elaborate packaging schemes, handling precautions and grounding techniques are frequently employed to minimize damage rates.
The RAC, through assisting users in the determination of effective protective measures for specific situations, has compiled a library of the various techniques and philosophies which have been employed to reduce the electrostatic discharge damage rate. This paper is intended to aid design and production engineers in acquiring a fuller appreciation of the ESD problem and the precautionary measures which can be employed to control the problem. Specific topics discussed include; device properties which introduce susceptibility to ESD, sources of ESD, failure analysis methods to identify ESD damage, protective methods and materials and a review of actual application experiences.
Recommended Content
Aerospace Standard | Techniques for Suspect/Counterfeit EEE Parts Detection by Thermogravimetric Analysis (TGA) Test Methods |
Aerospace Standard | Statistical Process Control Systems |
Aerospace Standard | JAUS Messaging over the OMG Data Distribution Service (DDS) |
Topic
Citation
Walker, R. and Rickers, H., "Semiconductor Electrostatic Discharge Damage Protection," SAE Technical Paper 770228, 1977, https://doi.org/10.4271/770228.Also In
References
- Whelan. C. “Reliability Evaluation C/MOS Technology” RADC-TR-76-72 Mar. 1976
- Trigonis. A. “ESD in Microcircuit Detection and Protection Techniques” R&M Proc. 1976
- Gajda. J. J. “Techniques in Failure Analysis of MOS Devices” 12th Annual Proc. Reliability Physics 1974
- Jones. W. K. “Plasma Etching as Applied to Failure Analysis” 12th Annual Proc. Reliability Physics 1974
- Ebel. G. H. Engelke. H. A. “Failure Analysis of Oxide Defects” 11th Annual Proc. Reliability Physics 1973
- Viele. A. A. “A Failure Analysis Technique for Locating the Fail Site in MOS FET (LSI) Logic Chips with Sputtered Si0 2 Passivation” 12th Annual Proc. Reliability Physics 1974
- Smith J. S. U.S. Air Force RADC “Pulse Power Testing of Microcircuits” RADC-TR-71-59 In-House Report 49 Oct. 1971
- Piwczyk. B. Siu. W. “Specialized Scanning Electron Microscopy Voltage Contrast Techniques for LSI Failure Analysis” 12th Annual Proc. Reliability Physics 1974
- Beaulieu. R. Cox. C. Block. T. “A SEM Surface Voltage Measurement Technique” 10th Annual Proc. Reliability Physics 1972
- Behena. S. Speer. D. “A Procedure for the Evaluation and Failure Analysis of MOS Memory Circuits Using SEM in Potential Contrast Mode” 10th Annual Proc. Reliability Physics 1972
- Speakman. T. S. Western Electric, Reading PA “A Model for the Failure of Bipolar Silicon Integrated Circuits Subjected to Electrostatic Discharge” 12th Annual Proc. Reliability Physics 1974
- Kirk. W. J. Carter. L. S. Waddel. M. L. Bendix Corp. Kansas City “Control of Electrostatic Damage to Solid State Devices,” Report No. BDX-613-1080, Technol. Spinoff Rpt 24 Mar. 1974
- Freeman. E. R. Beall. J. R. Martin Marietta Denver, CO “Control of Electrostatic Discharge Damage on Semiconductors” 12th Annual Proc. Reliability Physics 1974
- Brown. W. O. Sandia Labs “Semiconductor Device Degradation by High Amplitude Current Pulses” IEEE Trans. Nuc. Sci. 19 6 Dec. 1972
- Salvo. C. U.S. Air Force RADC “An Improved Approach to Locating Pinhole Defects in MOS and Bipolar IC Using Liquid Crystals,” IRPS 1976
- Griffith. O. K. Beguwala. M. E. Johnson. R. E. Rockwell International Anaheim, CA “NDT SEM Studies of Localized Defects in Gate Dielectric Films of MIS Devices” IRPS 1976
- Domingos. H. Clarkson College “Electro-Thermal Overstress Failure in Microelectronics” RADC-TR-73-87, 73-87 Apr. 1973
- Tasca. D. M. “Pulse Power Failure Modes in Semiconductors” IEEE Trans. Nuc. Sci. 17 364 372
- Wunsch. D. C. Bell. R. R. Braddock, Dunn and McDonald, Inc. El Paso, TX “Determination of Threshold Failure Levels Semiconductor Diodes and Transistors due to Pulse Voltages”
- Alexander. D. R. et al Braddock, Dunn and McDonald, Inc. “EMP Susceptibility of Semiconductor Components” Sept. 1974
- Kennan. W. F. Texas Instruments, Inc. Dallas, TX “Pulse Power Studies of Hardened Microcircuits” RADC-TR-73-367 Dec. 1973
- Tasca. D. M. Peden J. C. Andrews J. L. G. E. Space Div., Valley Forge, SC Philadelphia, PA “Theoretical and Experimental Studies of Semiconductor Device Degradation due to High Power Electrical Transients” Report No. 73D4289 Dec. 1973
- Himmel. R. P. Hughes Aircraft Co. Culver City, CA “The Effect of Static Electricity on Thick Film Resistors” Insulation/Circuits Sept. 1972
- Hollis. R. H. Sanders Assoc. “Summary of MOS Handling Precautions and Practices” GIDEP Reel Locator No. D-71, D5877
- Mirakentz. A. TRW Systems Group “Installation and Operation of Static-Free Work Station” Manufacturing ALERT Oct. 1975 GIDEP Reel Locator No. E047-0679
- Dawe. W. E. TRW Systems Group Redondo Beach, CA “Electrostatic (Static) Sensitive Parts, Listing, Identification, Marking, Handling and Packaging of” TRW Spec. No. M283308 July 1974 GIDEP Reel Locator No. E041-1101
- Anon. Raytheon Co. MSD “Caution Marking Guidelines for Static Sensitive Devices” “Guidelines for the Receiving, Testing, Assembly and Storage of Static Sensitive Devices” GIDEP Report No. 347.23. 00.00-K9-02 GIDEP Reel Locator No. E024-1176
- Stewart. R. G. Hampel. D. RCA Somerville NJ “EMP Hardened CMOS Circuits” IEEE Trans on Nuclear Science 21 Dec. 1974