This content is not included in your SAE MOBILUS subscription, or you are not logged in.
An Approach to Verification of Interference Concerns for Multicore Systems (CAST-32A)
ISSN: 0148-7191, e-ISSN: 2688-3627
Published March 10, 2020 by SAE International in United States
Annotation ability available
The avionics industry is moving towards the use of multicore systems to meet the demands of modern avionics applications. In multicore systems, interference can affect execution timing behavior, including worst case execution time (WCET), as identified in the FAA CAST-32A position paper. Examining and verifying the effects of interference is critical in the production of safety-critical avionics software for multicore architectures. Multicore processor hardware along with aerospace RTOS providers increasingly offers robust partitioning technologies to help developers mitigate the effects of interference. These technologies enable the partitioning of cores for different applications at different criticalities and make it possible to run multiple applications on one specific core. When incorporated into system-design considerations, these partitioning mechanisms can be used to reduce the effects of interference on software performance. In this paper we describe a novel approach to verifying the effectiveness of RTOS interference mitigation on the final hosted software. We showcase the use of the proposed approach on the NXP T2080 multicore board. The approach follows a V-model based methodology in which high- and low-level requirements for the analysis are defined before designing and implementing tests and producing verification results using the Rapita Verification Suite. Tests are supported by multicore interference generators called RapiDaemons that create a configurable degree of contention on shared resources. This provides an assessment of the robustness of the system by identifying and quantifying any remaining interference on the partitioned system, thus demonstrating that interference is bounded and thereby providing evidence of WCET to certification authorities. The presented results confirm the effectiveness of our proposed approach to independent verification of multicore interference mitigation.
CitationVanderLeest, S. and Evripidou, C., "An Approach to Verification of Interference Concerns for Multicore Systems (CAST-32A)," SAE Technical Paper 2020-01-0016, 2020.
- Krodel, J. and Romanski, G. , “Real-Time Operating Systems and Component Integration Considerations in Integrated Modular Avionics Systems,” 2007.
- Kinnan, L. , “Use of Multicore Processors in Avionics Systems and Its Potential Impact on Implementation and Certification,” in Proceedings of the 28th Digital Avionics Systems Conference, IEEE/AIAA, Orlando, FL, 2009, doi:10.1109/DASC.2009.5347560.
- Thales , “MULCORS - Use of Multicore Processors in Airborne Systems,” 2012.
- “Certification Authorities Software Team (CAST) Position Paper: Multi-Core Processors,” https://www.faa.gov/aircraft/air_cert/design_approvals/air_software/cast/cast_papers/media/cast-32a.pdf, 2016.
- Federal Aviation Administration , “Certification Authorities Software Team (CAST),” https://www.faa.gov/aircraft/air_cert/design_approvals/air_software/cast, Dec. 2019.
- Lui, S., Marco, C., Mancuso, R., Kim, J.-E. et al. , “Single Core Equivalent Virtual Machines for Hard Real-Time Computing on Multicore Processors,” Technical Report, 2014.
- Reinhard, W., Ferdinand, C., Cullmann, C., Grund, D. et al. , “Designing Predictable Multicore Architectures for Avionics and Automotive Systems,” in Proceedings of Workshop on Reconciling Performance with Predictability (RePP), 2-3.
- Awan Ali, M., Patrick, M.Y., Konstantinos, B., Vincent, N. et al. , “Towards Certifiable Multicore-Based Platforms for Avionics,” https://recipp.ipp.pt/bitstream/10400.22/6866/1/COM_CISTER_2015.pdf, 2015.
- VanderLeest, S.H., Millwood, J., and Guikema, C. , “A Framework for Analyzing Shared Resource Interference in a Multicore System,” IEEE/AIAA, London, UK, 2018, doi:10.1109/DASC.2018.8569651.
- Girbal, S., Pérez, D.G., Rhun, J.L., Faugère, M. et al. , “A Complete Toolchain for an Interference-Free Deployment of Avionic Applications on Multi-Core Systems,” in Proceedings of the 34th Digital Avionics Systems Conference (DASC), IEEE/AIAA, Prague, Czech Republic, 2015, doi:10.1109/DASC.2015.7311460.
- Radack, D., Tiedeman, H.G. Jr., and Parkinson, P. , “Civil Certification of Multi-Core Processing Systems in Commercial Avionics,” https://resources.windriver.com/wind-river-collins-aerospace/civil-certification-of-multi-core-processing-systems-in-commercial-avionics, 2018.
- Radack, D. and Parkinson, P. , “Update on Civil Certification of Multicore Processing Systems in Commercial Avionics,” https://event.webcasts.com/starthere.jsp?ei=1268860&tp_key=5d83823865, 2019.