This content is not included in your SAE MOBILUS subscription, or you are not logged in.
New Paradigm in Robust Infrastructure Scalability for Autonomous Applications
ISSN: 0148-7191, e-ISSN: 2688-3627
Published April 2, 2019 by SAE International in United States
Annotation ability available
Artificial Intelligence (A.I.) and Big Data are increasing become more applicable in the development of technology from machine design and mobility to bio-printing and drug discovery. The ability to quantify large amounts of data these systems generate will be paramount to establishing a robust infrastructure for interdisciplinary autonomous applications. This paper purposes an integrated approach to the environment, pre/post data processing, integration, and system security for robust systems in intelligent transportation systems. The systems integration is based on a FPGA embedded system design and computing (EDGE) platform utilizing image processing CNN algorithms from High Energy Physics (HEP) experiments in data centers with associative memory to ROS- FPGA technology in vehicles for hyper-scale infrastructure scalability. The ability to process data in the future is equivalent to collision particle detection that the Large Hadron Collider (LHC) produces at CERN. The future of robust scalability will depend upon how seamlessly several applications can be integrated into a high-performance package with minimal consumption. The proposed architecture will entirely be dependent on a digital network with special attention paid to costs and power consumption needed for a single server platform. In Sect. II, a background of autonomous vehicles, industry analysis, trucking industry shortage, and the automotive industry’s race for driverless are provided. Sect. III, outlines the current levels of autonomous and CERN’s ability to quantify large amounts of data. Sect. IV, proposes an integrated infrastructure addressing both hardware and interconnected network scalability. Lastly, Sect. V, provides a logic gate analysis, compilation, and simulation of 18 bit NOR gates for Content Addressable Memory (CAM) associative memory design for XOR CMOS used in the ATLAS detector at CERN.
CitationBrown, K., "New Paradigm in Robust Infrastructure Scalability for Autonomous Applications," SAE Technical Paper 2019-01-0495, 2019, https://doi.org/10.4271/2019-01-0495.
- Marr, B., “How Much Data Do We Create every Day? The Mind-Blowing Stats Everyone Should Read,” Forbes, May 21, 2018.
- Nelson, P., “Just One Autonomous Car Will Use 4,000 GB of Data/Day,” Network World, Dec. 7, 2016.
- Wikipedia, “Convolutional Neural Network,” 2018, https://en.wikipedia.org/wiki/Convolutional_neural_network.
- Liu, S. et al., “Computer Architectures for Autonomous Driving,” IEEE Computer Society 50(8):18-25, 2017.
- Gringer, B. “History of the Autonomous Car.” Title Max, 2018.
- Brand Lab, W., “A Brief History of Autonomous Vehicle Technology,” Ford Motor Company, 2018.
- Rayome, A., “Dossier: The Leaders in Self-Driving Cars,” ZDNet, Feb. 1, 2018, https://www.zdnet.com/article/dossier-the-leaders-in-self-driving-cars/.
- Newsroom, I., “Intel Predicts Autonomous Driving Will Spur New ‘Passenger Economy’ Worth $7 Trillion,” Intel, 2017.
- Ramsey, M., “Self-Driving Cars Could Cut Down on Accidents, Study Says,” Wall Street Journal., March 5, 2015.
- Ford Motor Company, “2017 Ford Motor Company Annual Report,” EDGAR, 2018.
- Thibodeau, I., “Ford Creates Separate Unit for Self-Driving Cars,” Detroit News, July 24, 2018.
- General Motors Corporation, “2017 GM Annual Report,” EDGAR, 2018.
- General Motors, “For Crashes, Emissions and Congestion.”
- “Zero Is More,” https://www.gm.com/our-stories/commitment/for-crashes-emissions-and-congestion-zero-is-more.html, retrieved Oct. 12, 2018.
- Noble, B., “Fiat Chrysler Invests $30M into Self-Drive Test Facility at Chelsea Proving Grounds,” Detroit News, Sep. 5, 2018.
- Ferris, R. and Fox, F., “GM Cruise and Honda Deal Show How Automakers Are Sharing the Risk, Technology and High Costs of Developing Self-Driving Cars,” CNBC, 2018.
- Telsa, Inc., “Tesla Inc, Annual Report,” EDGAR, 2018.
- American Trucking Association, “Reports, Trends, and Statistics: Driver Shortage,” 2018, Trucking.org.
- Keitz, A., “America’s Massive Truck Driver Shortage May Triple by 2026: Experts,” The Street, Jul. 16, 2018.
- Dmitriev, S., “Autonomous Cars Will Generate More than 300 TB of Data per Year,” Tuxera, Nov. 28, 2017, https://www.tuxera.com/blog/autonomous-cars-300-tb-of-data-per-year/.
- U.S. Department of Transportation, “Automated Driving Systems 2.0: A Vision for Safety,” NHTSA, 2017.
- Princeton University, “High Energy Experiment,” 2018, https://phy.princeton.edu/research/high-energy-experiment.
- U.S. Department of Energy, “High Energy Physics Experiments (HEP),” 2018, https://science.energy.gov/hep/.
- LHC Machine Outreach, https://lhc-machine-outreach.web.cern.ch/lhc-machine-outreach/.
- Calliope-Louisa Sotiropoulou, “Connecting the Dots: Finding Patterns in Big Data,” Wayne State University, 2018.
- Chemistry Dictionary, http://www.chemistry-dictionary.com/definition/millibarns+%28mbarns%29.php.
- Pederson, P., “Mongo DB at CERN CMS,” 2012.
- Mongo, D.B, “CERN CMS,” 2018, https://www.mongodb.com/customers/cern-cms.
- The ATLAS Experiment, “ATLAS Fact Sheet,” 2011.
- Peng, T. and Sarazen, M., “NVIDIA Unveils AI Computing Beasts: World’s Largest GPU & Two Petaflop Supercomputer,” Mar. 27, 2018.
- Williams, H., “NVIDIA supercharges deep learning at GTC 2018,” Computer World UK, Mar 28, 2018.
- Hewlett Packard Enterprise, “What Is Edge Computing?,” 2018, https://www.hpe.com/us/en/what-is/edge-computing.html.
- Zhang, Q. et al., “Firework: Big Data Processing in Collaborative Edge Environment,” in 2016 IEEE/ACM Symposium on Edge Computing, 2016, IEEE.
- Wilson, R., “Embedded Computing Needs Hardware-Based Security,” Altera FPGA, 2018, https://systemdesign.intel.com/embedded-computing-needs-hardware-based-security/.
- Open Source Robotics Foundation, http://wiki.ros.org/.
- Pear Lab, “ROSxFPGA = Open Reroc: Reconfigurable Robot Component,” 2016, http://www.is.utsunomiya-u.ac.jp/pearlab/openreroc/en/3/10.html.
- Gholam, H. and Hu, S., “A High-Speed Vision System for Robots Using FPGA Technology,” in Mechatronics and Machine Vision in Practice, 2008. M2VIP 2008. 15th International Conference on, 2008, 81-84, IEEE.
- Xilinx, 2018, “Field Programmable Gate Arrays (FPGA),” https://www.xilinx.com/products/silicon-devices/fpga/what-is-an-fpga.html, retrieved October 11, 2018.
- Technopedia, “Field-Program Gate Array (FPGA),” 2018, https://www.techopedia.com/definition/2365/field-programmable-gate-array-fpga.
- Thakur, D., “What Is Associative Memory?,” http://ecomputernotes.com/fundamental/input-output-and-memory/associative-memory.
- Annovi, A. et al., “A XOR-Based Associative Memory Block in 28 nm CMOS for Interdisciplinary Applications,” IEEE, 2015.
- Annovi, A. et al., “A VLSI Processor for Fast Track Finding Based on Content Addressable Memories,” IEEE Transactions on Nuclear Science 53(4), AUGUST 2006.
- Olsen, J. et al., “A New Way to Implement High Performance Pattern Recognition Associative Memory in Modern FPGAs,” Fermilab, https://indico.cern.ch/event/357738/contributions/848893/contribution.pdf.