This content is not included in
your SAE MOBILUS subscription, or you are not logged in.
Using Finite-Element Analysis Results and Field-Programmable Gate Arrays to Accelerate Hybrid Powertrain Controller Validation
Technical Paper
2015-01-1154
ISSN: 0148-7191, e-ISSN: 2688-3627
Annotation ability available
Sector:
Language:
English
Abstract
Test and validation of control systems for hybrid vehicle power trains provide a unique set of challenges. Not only does the electronic control unit (ECU), or pair of ECUs, need to smoothly coordinate power flow between two or more power plants, but it also must handle the power electronics' high-speed dynamics due to PWM signals frequently in the 10-20 kHz range.
The trend in testing all-electric and hybrid-electric ECUs has moved toward using field-programmable gate arrays (FPGAs) as the processing node for simulating inverter and electric motor dynamics in real time. Acting as a purpose-built processor colocated with analog and digital input and output, the FPGA makes it possible for real-time simulation loop rates on the order of one microsecond. Combining the temporal fidelity provided by the FPGA with the model fidelity of a machine model based on finite-element analysis yields a hardware-in-the-loop test system that can replicate the high-speed, nonlinear dynamics required to test a power electronics ECU.
Engineers at Subaru were tasked with developing a hybrid electric power train for their first hybrid electric vehicle. The short timetable required innovative test and validation methods that could significantly reduce the typical test time without sacrificing safety and performance. This paper presents the novel approach used and validates the simulation results against physical test data. The new approach yieldeds more comprehensive test capabilities and a significant reduction in test time as compared to traditional methods.
Recommended Content
Authors
Topic
Citation
Black, B., Morita, T., Minami, Y., and Farnia, D., "Using Finite-Element Analysis Results and Field-Programmable Gate Arrays to Accelerate Hybrid Powertrain Controller Validation," SAE Technical Paper 2015-01-1154, 2015, https://doi.org/10.4271/2015-01-1154.Also In
References
- Wagener , A. , Schulte , T. , Waeltermann , P. , and Schuette , H. Hardware-in-the-Loop Test Systems for Electric Motors in Advanced Powertrain Applications SAE Technical Paper 2007-01-0498 2007 10.4271/2007-01-0498
- Matar , Mahmoud , and Iravani Reza FPGA implementation of the power electronic converter model for real-time simulation of electromagnetic transients Power Delivery, IEEE Transactions on 25 2 2010 852 860
- Dufour , Christian , Blanchette Handy , and Bélanger Jean Very-high speed control of an FPGA-based finite-element-analysis permanent magnet synchronous virtual motor drive system Industrial Electronics, 2008. IECON 2008. 34th Annual Conference of IEEE 2411 2416 IEEE 2008
- Dufour , Christian , Bélanger Jean , Abourida Simon , and Lapointe Vincent FPGA-based real-time simulation of finite-element analysis permanent magnet synchronous machine drives Power Electronics Specialists Conference, 2007. PESC 2007 IEEE 909 915 IEEE 2007
- Dufour , Christian , Abourida Simon , Bélanger Jean , and Lapointe Vincent Real-time simulation of permanent magnet motor drive on FPGA chip for high-bandwidth controller tests and validation IEEE Industrial Electronics, IECON 2006-32nd Annual Conference on 4581 4586 IEEE 2006
- Lu , Bin , Wu Xin , Figueroa Hernan , and Monti Antonello A low-cost real-time hardware-in-the-loop testing approach of power electronics controls Industrial Electronics, IEEE Transactions on 54 2 919 931
- Wu , X. , Lentijo S. , and Monti A. A novel interface for power-hardware-in-the-loop simulation Computers in Power Electronics, 2004. Proceedings. 2004 IEEE Workshop on 178 182 IEEE 2004
- Wu , X. , Lentijo S. , Deshmuk A. , Monti A. , and Ponci F. Design and implementation of a power-hardware-in-the-loop interface: a nonlinear load case study Applied Power Electronics Conference and Exposition, 2005. APEC 2005. Twentieth Annual IEEE 2 1332 1338 IEEE 2005
- Abourida , Simon , Dufour Christian , Bélanger Jean , Yamada Takashi , and Arasawa Tomoyuki Hardware-in-the-loop simulation of finite-element based motor drives with RT-Lab and JMAG Industrial Electronics, 2006 IEEE International Symposium on 3 2462 2466 IEEE 2006