This content is not included in
your SAE MOBILUS subscription, or you are not logged in.
Rapid, Tunable Error Detection with Execution Fingerprinting
Technical Paper
2013-01-2287
ISSN: 0148-7191, e-ISSN: 2688-3627
Annotation ability available
Sector:
Language:
English
Abstract
Recently, the combination of semiconductor manufacturing technology scaling and pressure to reduce semiconductor system costs and power consumption has resulted in the development of computer systems responsible for executing a mix of safety-critical and non-critical tasks. However, such systems are poorly utilized if lockstep execution forces all processor cores to execute the same task even when not executing safety-critical tasks. Execution fingerprinting has emerged as an alternative to n-modular redundancy for verifying redundant execution without requiring that all cores execute the same task or even execute redundant tasks concurrently. Fingerprinting takes a bit stream characterizing the execution of a task and compresses it into a single, fixed-width word or fingerprint.
Fingerprinting has several key advantages. First, it reduces redundancy-checking bandwidth by compressing changes to external state into a single, fixed-width word. Second, it reduces error detection latency by capturing and exposing intermediate operations on faulty data. Third, it naturally supports the design of mixed criticality systems by making dual-, triple-, and n-modular redundancy available without requiring significant architectural changes. Fourth, while it can't guarantee perfect error detection, error detection probabilities and latencies can be tuned to a particular application.
In this paper, we describe fingerprinting in safety-critical systems and explore the various trade-offs inherent in fingerprinting subsystem design, including: (a) determining what application data to compress, as a function of error detection probability and latency, and (b) identifying a corresponding fingerprinting circuit implementation. In this context, we present several case studies demonstrating how application characteristics inform fingerprinting subsystem design.
Recommended Content
Authors
Citation
Meyer, B., Caplan, J., Kostadinov, G., and Liu, M., "Rapid, Tunable Error Detection with Execution Fingerprinting," SAE Technical Paper 2013-01-2287, 2013, https://doi.org/10.4271/2013-01-2287.Also In
References
- Baleani M. , Ferrari A. , Mangeruca L. , Sangiovanni-Vincentelli A. et al. Fault-tolerant platforms for automotive safety-critical applications CASES 2003
- Meyer Brett H. , George Nishant , Calhoun Benton , Lach John et al. Reducing the Cost of Redundant Execution in Safety-Critical Systems using Relaxed Dedication in the Proceedings of the 2011 Conference on Design, Automation, and Test in Europe, DATE'11 March 2011
- Meyer Brett H. , Calhoun Benton , Lach John , Skadron Kevin Cost-effective Safety and Fault Localization using Distributed Temporal Redundancy in the Proceedings of the International Conference on Compilers, Architectures and Synthesis of Embedded Systems, CASES'11 October 2011
- Smolens J. , Gold B. , Kim J. , Falsafi B. et al. Fingerprinting: bounding soft-error detection latency and bandwidth ASPLOS XI Dec. 2004
- Zweig J. and Partridge C. TCP Alternate Checksum Options IETF RFC 1146 Mar. 1990
- Maxino T. C. and Koopman P. J. The Effectiveness of Checksums for Embedded Control Networks IEEE TDSC 6 1 59 72 Jan Mar 2009
- Guthaus M. R. , Ringenberg J. S. , Ernst D. , Austin T. M. et al. MiBench: A free, commercially representative embedded benchmark suite Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop on 2001 3 14
- Hamed H. F. A. , Elmisery F. , and Elkader A. A. H. A. Implementation of Low Area and High Data Throughput CRC Design on FPGA International Journal of Advanced Research in Computer Science and Electronics Engineering (IJARCSEE) 1 48 54 2012
- Houghton Error coding for engineers 641 Kluwer Academic Pub 2001
- Perez A. Byte-Wise CRC Calculations IEEE Micro 3 3 1983
- Ji H. M. and Killian E. Fast parallel CRC algorithm and implementation on a configurable processor Communications, 2002. ICC 2002. IEEE International Conference on 2002 1813 1817
- Quartus II Software http://www.altera.com/products/software/quartusii/about/qts-performance-productivity.html
- Ray J. and Koopman P. Efficient high Hamming distance CRCs for embedded networks Dependable Systems and Networks, 2006. DSN 2006. International Conference on 2006 3 12
- George N. J. , Elks C. R. , Johnson B. W. , and Lach J. Transient fault models and avf estimation revisited DSN'10 2010
- Wang Hangsheng , Kahne Brian ADL/μADL: A Comprehensive Microprocessor Modeling Framework Power Architecture Developer Conference 2007
- Koopman P. and Chakravarty T. Cyclic redundancy code (CRC) polynomial selection for embedded networks Dependable Systems and Networks, 2004 International Conference on 2004 145 154