This content is not included in
your SAE MOBILUS subscription, or you are not logged in.
A Reconfigurable SIMD-MIMD Processor Architecture for Embedded Vision Processing Applications
Technical Paper
2009-01-0159
ISSN: 0148-7191, e-ISSN: 2688-3627
Annotation ability available
Sector:
Language:
English
Abstract
In designing vision processors for advanced automotive safety applications, the developer must address various issues, including true real-time performance and power efficiency as well as software flexibility to account for various applications, situations and environments.
While parallelization through SIMD (single instruction/ multiple data) architectures has been a proven solution to speed up the initial processing of an image, SIMD processors have limited efficiency for the final image-processing steps that are mainly serialized or require floating-point arithmetic, where a MIMD (multiple instructions/multiple data) architecture would be beneficial.
The paper introduces the architecture of the IMAPCAR-XC® core, a highly parallel processor that incorporates in its design the flexibility to handle all of these requirements efficiently.
Recommended Content
Citation
Prengler, A. and Adi, K., "A Reconfigurable SIMD-MIMD Processor Architecture for Embedded Vision Processing Applications," SAE Technical Paper 2009-01-0159, 2009, https://doi.org/10.4271/2009-01-0159.Also In
References
- Kyo, S. “A 51.2 GOPS Programmable Video Recognition Processor for Vision-based Intelligent Cruise Control Applications”
- Kyo, S. Okazaki, S. Arai, T. IEEE 0-7695-2270-X/05. 2005 “An Integrated Memory Array Processor Architecture for Embedded Image Recognition Systems”
- Nikkei Electronics Asia Nikkei Business Publications, Inc. 2006 “New Toyota Lexus Detects Pedestrians, Applies Brakes” http://techon.nikkeibp.co.jp/article/HONSHI/20061113/123452/
- Komen, E.R. “Low-Level Image-Processing Architectures Compared for some Non-Linear Recursive Neighborhood Operations” Ph.D. Thesis, Faculty of Applied Physics
- Jonker, P.P. International Conference on Pattern Recognition (ICPR) 1994 “Why Linear Processor Arrays are Better Image Processors” 3 334 338
- Hammerstrom, D.W. Lulich, D.P. Proceedings of the IEEE 1996 “Image Processing Using One-Dimensional Processor Arrays” 84 7 1005 1018
- Kyo, S. Sato, S. 1996 “Efficient Implementation of Image-Processing Algorithms on Linear Processor Arrays Using the Data Parallel Language 1DC” Proceedings of IAPR Workshop on Machine Vision Applications 160 165
- Kyo, S. Koga, T. Hanno, L. Nomoto, S. Okazaki, S. ICS 2007. ACM 978-1-59593-768-1/07/0006 “A Low-Cost Mixed-Mode Parallel Processor Architecture for Embedded Systems”