This content is not included in
your SAE MOBILUS subscription, or you are not logged in.
Safety Integrity of Memory Sub-Systems in Automotive Microcontrollers
Technical Paper
2007-01-1494
ISSN: 0148-7191, e-ISSN: 2688-3627
Annotation ability available
Sector:
Language:
English
Abstract
The memory sub-system is one of the most critical blocks in a microcontroller unit (MCU) with respect to safety integrity: it represents the main repository for data and codes, but at the same time it is the most sensible location for HW and SW faults. For random HW faults, protection techniques exist, both at technology and circuit-level: but some unsolved issues still remain. For SW faults, Memory Protection Units (MPU) are commonly used to prevent unauthorized access to certain memory areas. The standard MPU is CPU-centric and therefore it does not offer a complete protection at MCU level, specifically not for memory subsystems with more than one master (multi-master microcontroller).
This paper describes a fault supervisor for memory sub-system that overcomes known insufficiencies and that has been designed in accordance to IEC 61508. In a reference project together with NXP, the integration of this supervisor has been assessed based on NXP's 32-bit MCU platforms for automotive applications. The paper goes into details of the comprehensive validation, from the Safety Requirements Specification down to the Failure Mode and Effect Analysis, facilitated by a sophisticated fault injection approach. The result section includes figures for costs and benefits of the proposed approach and presents the outcome of the safety integrity evaluation.
Recommended Content
Aerospace Standard | RELIABILITY AND SAFETY PROCESS INTEGRATION |
Technical Paper | Failure Analysis of Polymer Electrolyte Fuel Cells |
Ground Vehicle Standard | Safety and Design Standards for Motor Vehicle Refrigerant Vapor Compression Systems |
Authors
Citation
Mariani, R., Colucci, F., and Fuhrmann, P., "Safety Integrity of Memory Sub-Systems in Automotive Microcontrollers," SAE Technical Paper 2007-01-1494, 2007, https://doi.org/10.4271/2007-01-1494.Also In
SAE 2007 Transactions Journal of Passenger Cars: Electronic and Electrical Systems
Number: V116-7; Published: 2008-08-15
Number: V116-7; Published: 2008-08-15
References
- Mariani R. “Soft errors on digital components” “Fault Injection Techniques and Tools for VLSI Reliability Evaluation” Kluwer Academic Publisher
- Baumann R. “Silicon Amnesia: Radiation Induced Soft Errors” RADECS 2001 Short Course September 2001
- CEI International Standard IEC 61508 1998-2000
- Mariani R. Fuhrmann P. Vittorelli B. “Cost-effective Approach to Error Detection for an Embedded Automotive Platform” 2006-01-0837 , SAE 2006 World Congress & Exhibition April 2006 Detroit, MI, USA
- Fazan P. et al. “DRAM Cell Trends” Proceedings of International Conference on Memory Technology Design, ICMTD 2005
- Roche P. et al “High-Density SRAM robust to radiation-induced soft-errors in 90nm CMOS technologies” ICMDT 2005 conference
- Zorian Yervant Embedded Memory Test and Repair: Infrastructure IP for SOC Yield Proceedings of the 2002 IEEE International Test Conference 340 October 07-10 2002
- MacWilliams F.J. Sloane N.J.A. The Theory of Error-Correcting Codes North-Holland: New York, NY 1977
- Chakraborty K. Mazumder P. “Fault-Tolerance and Reliability Techniques for High-Density Random-Access Memories” 2002
- Nicolaidis M. “Design of robust circuits with respect to SEU/SET and fault simulation” Proceedings of European Workshop on Radiation Hardened Electronics 2004
- Mariani R. Boschi G. “A System Level Approach for Embedded Memory Robustness” JSSE Special Issue: Papers selected from the 1st International Conference on Memory Technology and Design - ICMTD'05
- Phelan R. “Addressing Soft Errors in ARM Core-based Designs” ARM White Paper Dec. 2003
- McDermott R.E. et al “The Basic of FMEA” Quality Resources Press 1996
- www.fr.yogitech.com
- Mariani R. Chiavacci M. Motto S. “Dependable microcontroller, method for designing a dependable microcontroller and computer program product therefor”
- http://www.cadence.com/products/digital_ic/encountertest
- http://www.cadence.com/products/functional_ver
- IEEE standard 1647 http://www.ieee1647.org/
- Mukherjee S. et al. “Cache scrubbing in Microprocessors: Mith or Necessaity?” 2004
- Mukherjee S. et al. “A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor” 2003
- Spica M. “Do we need anything more than single bit error correction (ECC)?” 2004