This content is not included in
your SAE MOBILUS subscription, or you are not logged in.
Towards Analysis of the Radiation Sensitivity of Digital Designs at High Level of Abstraction
Technical Paper
2015-01-2549
ISSN: 0148-7191, e-ISSN: 2688-3627
Annotation ability available
Sector:
Language:
English
Abstract
Design assurance guidance such as DO-254, and commercial off the shelf (COTS) increasing popularity in high critical mission have pushed the validation and verification methodologies to improve by integrating fault tolerance analysis in reliability assessment. A novel methodology for analysing the sensitivity of digital designs to single event upsets (SEU) is proposed. We first characterize basic combinational circuit models using fault injection via mutation technique at low level of abstraction. Error analysis is performed at primary outputs to identify patterns that are collected in a faulty behaviour library. This library is then used at a high level of abstraction to execute a sensitivity analysis on a digital design model. A reliability report is then generated showing the soft error rate (SER) and the benign errors count. We proved our methodology by analysing the radiation sensitivity of a discrete wavelet transform architecture using two different sets of data. The first one obtained by simulation and the second one through a real radiation exposure conducted at the TRIUMF particle accelerator. Results show that the SER obtained with simulation-based data (91.4%) is close to the SER calculated with experimental data (88.2%) making the methodology applicable for low-cost early verification of the radiation sensitivity of a design.
Authors
Citation
Léonard, M., Boland, J., Jégo, C., and Thibeault, C., "Towards Analysis of the Radiation Sensitivity of Digital Designs at High Level of Abstraction," SAE Technical Paper 2015-01-2549, 2015, https://doi.org/10.4271/2015-01-2549.Also In
References
- Beer J. , McCracken K. , and Von Steiger R. Cosmogenic Radionuclides Theory and Applications in the Terrestrial and Space Environments Springer Heidelberg Dordrecht London New York 2012
- Guenzer C. S. , Wolicki E. A. , and Allas R. G. Single event upset of dynamic rams by neutrons and protons IEEE Trans. Nucl. Sci. 26 6 5048 5052 dec. 1979
- Quinn H. , Black D. , Robinson W. , and Buchner S. Fault simulation and emulation tools to augment radiation-hardness assurance testing Nuclear Science, IEEE Transactions on 60 3 2119 2142 2013
- Madariaga A. , Jimandnez J. Martandn J. , Bidarte U. , and Zuloaga A. Review of electronic design automation tools for high-level synthesis Applied Electronics (AE), 2010 International Conference on sept. 2010 1 6
- Bolchini C. , Miele A. , and Sciuto D. Fault models and injection strategies in systemc specifications Digital System Design Architectures, Methods and Tools, 2008. DSD '08. 11th EUROMICRO Conference on sept. 2008 88 95
- Fin A. , Fummi F. , and Pravadelli G. Amleto: a multi-language environment for functional test generation Test Conference, 2001. Proceedings. International 2001 821 829
- Rothbart K. , Neffe U. , Steger C. , Weiss R. , Rieger E. , and Muehlberger A. High level fault injection for attack simulation in smart cards Test Symposium, 2004. 13th Asian Nov 2004 118 121
- Misera S. , Vierhaus H. , and Sieber A. Fault injection techniques and their accelerated simulation in systemc Digital System Design Architectures, Methods and Tools, 2007. DSD 2007. 10th Euromicro Conference on aug. 2007 587 595
- Robache R. , Boland J.-F. , Thibeault C. , and Savaria Y. A methodology for system-level fault injection based on gate-level faulty behavior New Circuits and Systems Conference (NEWCAS), 2013 IEEE 11th International June 2013 1 4
- Clark , J.A. ; Pradhan , D.K. Fault injection: a method for validating computer-system dependability Computer 28 47 56 Jun 1995
- George , N. ; Lach , J. Characterization of logical masking and error propagation in combinational circuits and effects on system vulnerability Dependable Systems & Networks (DSN), 2011 IEEE/IFIP 41st International Conference on 323 334 2011
- Vijay , P. ; Gopalakrishnan , S. A novel approach for and efficient implementation of 2 Level 2D DWT using ASIC and FPGA Emerging Trends and Applications in Computer Science (ICETACS), 2013 1st International Conference on 242 247 13 14 Sept. 2013
- National Instruments LabVIEW 2014 Advanced Signal Processing Toolkit Help June 2014
- Hobeika , C. ; Pichette , S. ; Leonard , M.A. ; Thibeault , C. ; Boland , J.F. ; Audet , Y. Multi-abstraction level signature generation and comparison based on radiation single event upset On-Line Testing Symposium (IOLTS), 2014 IEEE 20th International 212 215 7 9 July 2014
- RTCA/DO-254 Design Assurance Guidance for Airborne Electronic Hardware 2000 RTCA, Inc.
- Constantinescu , C. Impact of deep submicron technology on dependability of VLSI circuits Dependable Systems and Networks, 2002. DSN 2002. Proceedings. International Conference on 205 209 2002
- Asadi , H. ; Tahoori , M.B. ; Mullins , B. ; Kaeli , D. ; Granlund , K. Soft Error Susceptibility Analysis of SRAM-Based FPGAs in High-Performance Information Systems Nuclear Science, IEEE Transactions on 54 6 2714 2726 Dec. 2007
- Alexandrescu , D. ; Sterpone , L. ; Lopez-Ongil , C. Fault injection and fault tolerance methodologies for assessing device robustness and mitigating against ionizing radiation Test Symposium (ETS), 2014 19th IEEE European 1 6 26 30 May 2014