This content is not included in
your SAE MOBILUS subscription, or you are not logged in.
Design and Verification for Complex Deterministic Ethernet Networks in IMA Systems
Technical Paper
2015-01-2527
ISSN: 0148-7191, e-ISSN: 2688-3627
Annotation ability available
Sector:
Language:
English
Abstract
Integrated modular architectures and IMA reduce the physical complexity of electronic architecture by integrating many functions on common embedded resources. As the reduction of physical complexity means that the embedded resources are shared by many functions, the logical complexity of system configuration, functional alignment and resource sharing increases significantly.
Modern integrated embedded platforms are designed for parameter-based architecture design and integration. IMA is not only a set of platform components, networking and computing devices and configurable middleware and platform abstraction layers. Integrated Architectures and IMA require mature design and verification tools, and a well-defined design and integration methodology are required to avoid expensive and error-prone manual analyses and configuration tasks. Therefore, integrated architectures cannot be separated from design methodologies and processes.
In this paper, the network and analysis tools for deterministic Ethernet networks are discussed and basic design requirements are outlined. Our objective is to present general perspective on total system design, with special focus on networking aspects, especially the integration of synchronous and asynchronous VLs.
Recommended Content
Citation
Jakovljevic, M. and Radke, J., "Design and Verification for Complex Deterministic Ethernet Networks in IMA Systems," SAE Technical Paper 2015-01-2527, 2015, https://doi.org/10.4271/2015-01-2527.Also In
References
- RTCA DO-297 Integrated Modular Avionics (IMA) Development Guidance and Certification Considerations 2005 http://www.rtca.org/store_product.asp?prodid=617
- EASA certification memorandum, EASA CM No.: EASA CM - SWCEH - 001 Issue No.: 01 11 August 2011
- Cruz , R.L. A calculus for network delay, part II: Network analysis IEEE Transactions on information theory 37 1 January 1991 132 141
- Le Boudec J.-Y. and Thiran P. Network Calculus: a Theory of Deterministic Queuing Systems for the Internet Berlin, Heidelberg Springer-Verlag
- FRABOUL_RATE13 13
- Kopetz H. , Bauer G. The Time-Triggered Architecture Proceedings of the IEEE 91 1 2003
- Benveniste A. , Bouillard A. and Caspi P. A unifying view of Loosely Time-Triggered Architectures EMSOFT '10 Proceedings of the tenth ACM international conference on Embedded Software Oct 2010 Arizona, USA
- TTTech AeroQ - DO-330 Qualified Tool For Analysis and Formal Verification & Validation of Aerospace Networks April 2015 https://www.tttech.com/products/aerospace/development-test-vv/verification-tools/aeroq/
- Steiner W. Synthesis of Static Communication Schedules for Mixed-Criticality Systems Proceedings of the 2011 14th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops 11 18 March 28 31 2011
- Craciunas S.S. ; Oliver , R.S. SMT-based task- and network-level static schedule generation for time-triggered networked systems 22nd International Conference on Real-Time Networks and Systems Versailles, France October 8 10 2014
- Jakovljevic , M. ; Ademaj A 2nd Generation Ima: Extended Embedded Virtualization Capabilities For Optimized Architectures Procedings of 32nd IEEE DASC Oct 2013
- Jakovljevic M. , Ademaj A. , Insaurralde C.C. Embedded cloud computing for critical systems Proceedings of 33 rd IEEE/AIAA DASC Conference Oct 2014 Colorado Springs, CO