This content is not included in
your SAE MOBILUS subscription, or you are not logged in.
The Use of Advanced Silicon CMOS Transistor as Hardness-By-Design Technique to Improve Radiation Tolerance for Integrated Circuits Dedicated to Space Applications
Technical Paper
2014-36-0297
ISSN: 0148-7191, e-ISSN: 2688-3627
Annotation ability available
Sector:
Language:
English
Abstract
The detailed study of cosmic ray's influence is recent, as well as the invention of the transistor. Ionizing particles from space that focus on silicon integrated circuits (IC) can cause many undesirable effects.
These particles are mainly from solar activity, and can be classified into two basic groups: charged particles, e.g, electrons, protons or heavy ions, and electromagnetic radiation (photons), as X-rays, Gamma -rays, or Ultraviolet (UV) light. When they collide in an IC, these energetic particles cause a current pulse, which can affect the correct functioning of the device.
These electronic circuits have become increasingly susceptible to the effects of radiation, due to miniaturization, thus increasing the incidence of failures. In this sense many researches are being conducted in order to develop integrated devices tolerant to radiation and can benefit satellite development, military security systems, medical and transportation, usually different materials or process are adopted in order to mitigate the radiation effects, but these techniques increase the transistor's final cost.
Currently the researchers are adopting the Hardness-By-Design (HBD) technique to increase transistors tolerance by changing only transistor's layout. New semiconductors such as enclosed transistor (ELT) or dummy gate transistors (DGA) arise as a HBD option but with a large area consumption. Whereas with the advent of the new advanced transistor with octagonal style, the HBD requirements is achieved without any extra cost on the manufactures process and with die area reduction when compared with the standard device (rectangular style).
Authors
Topic
Citation
de Souza Fino, L. and de Souza, R., "The Use of Advanced Silicon CMOS Transistor as Hardness-By-Design Technique to Improve Radiation Tolerance for Integrated Circuits Dedicated to Space Applications," SAE Technical Paper 2014-36-0297, 2014, https://doi.org/10.4271/2014-36-0297.Also In
References
- HOLMES-SIEDLE , A. ; ADAMS , L. Handbook of Radiation Effects 2nd NewYork Oxford 2003
- BBC News Intel Plans to Tackle Cosmic Ray Threat 8 April 2008
- Alkalai L. Advanced Microelectronics Technologies for Future Small Satellite Systems Acta Astronautica 46 2-6 233 239 2000
- Schwank J.R. , Ferlet-Cavrois V. , Shaneyfelt M.R. , Paillet P. , and Dodd P.E. Radiation Effects in SOI Technologies IEEE Trans.Nuclear Science 50 3 522 538 Jun. 2003
- Barnaby J.H. Total-Ionizing-Dose Effects in Modern CMOS Technologies IEEE Trans. Nuclear Science 53 6 3103 3121 Dec. 2006
- Fleetwood D.M. and Eisen H.A. Total-Dose Radiation Hardness Assurance IEEE Trans. Nuclear Science 50 6 552 563 Dec. 2003
- Oldham T.R. and McLean F.B. Total Ionizing Dose Effects in MOS Oxides and Devices IEEE Trans. Nuclear Science 50 3 483 499 Jun. 2003
- Felix J.A. , Dodd P.E. , Shaneyfelt M.R. , Schwank J.R. , and Hash G.L Radiation Response and Variability of Advanced Commercial Foundry Technologies IEEE Trans. Nuclear Science 53 6 3187 3194 2006
- Hughes H.L. and Benedetto J.M. Radiation Effects and Hardening of MOS Technology: Devices and Circuits IEEE Trans. Nuclear Science 50 3 500 521 Jun. 2003
- Colinge J. P. Silicon-on-Insulator Technology: Materials to VLSI Boston, MA Kluwer 1997
- Ferlet-Cavrois V. , Quoizola S. , Musseau O. , Flament O. , Leray J. L. , Pelloie J. L. , Raynaud C. , and Faynot O. Total dose induced latch in short channel NMOS/SOI transistors IEEE Trans. Nucl. Sci. 45 6 2458 2466 Dec. 1998
- Mamouni F. E. , Dixit S. K. , Schrimpf R. D. , Adell P. C. , Esqueda I. S. , McLain M. L. , Barnaby H. J. , Cristoloveanu S. , and Xiong W. Gate length and drain-bias dependence of band-to-band tunneling-induced drain leakage in irradiated fully depleted SOI devices IEEE Trans.Nucl. Sci. 55 6 3259 3264 2008
- Gimenez S. P. Diamond MOSFET: An innovative layout to improve performance of ICs Solid-State Electronics 54 1690 1696 2010
- Fino L. N. S. et al Experimental Study of the OCTO SOI nMOSFET and Its Application in Analog Integrated Circuits ECS Trans. 49 527 534 2012
- Gimenez S. P. et al Improving The Protons Radiation Robustness of Integrated Circuits by Using The Diamond Layout Style in Radiation and Its Effects on Components and Systems RADECS 2012
- Barnaby H. J. Total-Ionizing-Dose Effects in Modern CMOS Technologies IEEE Trans. Nucl. Sci. 53 6 3103 3121 2006