This content is not included in
your SAE MOBILUS subscription, or you are not logged in.
An ESL Methodology for Rapid Creation of Embedded Aerospace Systems using Hardware-Software Co-Design on Virtual Platforms
Technical Paper
2012-01-2133
ISSN: 0148-7191, e-ISSN: 2688-3627
Annotation ability available
Sector:
Language:
English
Abstract
This paper presents an Electronic System-Level (ESL) methodology and framework for the system specification, design space exploration, performance analysis, and hardware/software implementation of aerospace electronic systems subject to Quality of Results (QoR) constraints such as execution time, communication rate, technology, as well as Size, Weight and Power (SWaP). In particular, we show how SWaP constraints could be converted into bounds on the target hardware platform, how several potential architectures could be devised for the system, how each potential architecture and mapping could be evaluated for performance, hardware resource usage and power taking into account the impact of Triple Modular Redundancy (TMR), and how a selected architecture could be exported as a hardware/software Register-Transfer Level (RTL) implementation. This methodology is enabled by (and demonstrated with) the SpaceStudio™ tool suite, a complete HW/SW co-design platform with the unique ability to transform functions between hardware and software as designers decide on the makeup of their system. The methodology and each of its steps are demonstrated on a video Motion-JPEG (M-JPEG) decoder example. 11 different architectures of the M-JPEG were quickly specified and evaluated this way. These architectures used 0 to 5 MicroBlaze or LEON soft-core processors, used CoreConnect or AMBA bus architectures, ran with either bare-metal embedded software or the uCOS/II Real-Time Operating System (RTOS), and differed in their hardware/software partitioning of application tasks. The M-JPEG decoder was also realized on a commercial equivalent of a Virtex-4 radiation-hardened FPGA and results showed that high-level estimates of performance and hardware resource usage were respectively within 15.5% and 17.6% of the final implementation.
Recommended Content
Authors
Topic
Citation
Moss, L., Guerard, H., Dare, G., and Bois, G., "An ESL Methodology for Rapid Creation of Embedded Aerospace Systems using Hardware-Software Co-Design on Virtual Platforms," SAE Technical Paper 2012-01-2133, 2012, https://doi.org/10.4271/2012-01-2133.Also In
References
- Bailey, B. Martin, G. Piziali, A. “ESL Design and Verification: A Prescription for Electronic System-Level Methodology,” Morgan Kaufmann 978-0123735515 2007
- Bailey, B. Martin, G. “ESL Models and their Application: Electronic System Level Design and Verification in Practice,” Springer 978-1-4419-0964-0 2010
- IEEE Standards Association “Standard SystemC Language Reference Manual,” IEEE Standard 1666-2011
- IEEE Standards Association “IP-XACT: Standard Structure for Packaging, Integrating, and Reusing IP within Tool Flows,” IEEE 1685-2009
- Bois, G. Moss, L. Filion, L. Fontaine, S. “Experiences based on a virtual platform,” “ESL Models and their Application: Electronic System Level Design and Verification in Practice,” Bailey, Brian Martin, Grant Springer 978-1-4419-0964-0 273 308 2010
- Filion, L. Cantin, M.-A. Moss, L. Aboulhamid, E.-M. Bois, G. “Space Codesign: A SystemC Framework for Fast Exploration of Hardware/Software Systems,” DVCON'07 San Jose Feb. 21 23 2007
- The MathWorks, Inc. “Matlab,” http://www.mathworks.com/products/matlab/
- Moss, L. Cantin, M.-A. Bois, G. Aboulhamid, M. “Automation of Communication Refinement and Hardware Synthesis within a System-Level Design Methodology,” RSP'08 Monterey June 2 5 2008 75 81 10.1109/RSP.2008.17
- Verdoolaege, S. Nikolov, H. Stefanov, T. “pn: a Tool for Improved Derivation of Process Networks,” EURASIP Journal of Embedded Systems 2007 2007 10.1155/2007/75947
- Baert, R. Brockmeyer, E. Wuytack, S. Ashby, T. J. “Exploring Parallelizations of Applications for MPSoC Platforms Using MPA,” DATE'09 Nice April 20 24 2009 978-3-9810801-5-5 1148 1153
- Moss, L. De Nanclas, M. Filion, L. Fontaine, S. Bois, G. Aboulhamid, M. “Seamless Hardware/Software Performance Co-Monitoring in a Codesign Simulation Environment with RTOS Support,” DATE'07 Nice April 16 20 2007 876 881 10.1109/DATE.2007.364403
- Xilinx, Inc. “XPower Estimator,” http://www.xilinx.com/products/technology/power/index.htm
- Rogers-Vallée, M. Cantin, M.-A. Moss, L. Bois, G. “IP Characterization Methodology for Fast and Accurate Power Consumption Estimation at Transactional Level Model,” ICCD'10 Amsterdam Oct. 3 6 2010 534 541 10.1109/ICCD.2010.5647622
- Wirthlin, M. Rollins, N. Caffrey, M. Graham, P. “Hardness By Design Techniques for Field Programmable Gate Arrays,” 11th Annual NASA Symposium on VLSI Design Coeur d'Alene May 28 29 2003 WA11.1 WA11.6
- de Lima Kastensmidt, F.G. Neuberger, G. Fernandes Hentschke, R. Carro, L. Reis, R. “Designing Fault-Tolerant Techniques for SRAM-Based FPGAs,” IEEE Design and Test 21 6 552 562 2004 10.1109/MDT.2004.85
- Xilinx, Inc. “Virtex-4 QV FPGA Ceramic Packaging and Pinout Specifications,” http://www.xilinx.com/support/documentation/user_guides/ug496.pdf
- Xilinx, Inc. “Virtex-5QV FPGA Packaging and Pinout Specification,” www.xilinx.com/support/documentation/user_guides/ug520_V5QV_Packaging_and_Pinout.pdf
- Xilinx, Inc. “Embedded Processing Peripheral IP Cores,” http://www.xilinx.com/ise/embedded/edk_ip.htm
- Augé, I. Pétrot, F. Donnet, F. Gomez, P. “Platform-based Design from Parallel C Specifications,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 24 12 1811 1826 2005 10.1109/TCAD.2005.852431
- Aeroflex Gaisler AB “GRLIB IP Library User's Manual,” http://www.gaisler.com/products/grlib/grlib.pdf
- IBM Corp. “The CoreConnect bus architecture,” https://www.ibm.com/chips/techlib/techlib.nsf/products/CoreConnect_Bus_Architecture
- Labrosse, J.J. “MicroC/OS II : The Real Time Kernel,” CMP Books 978-1578201037 2002
- Fossati, L. “TLM 2.0 Standard into Action: Designing Efficient Processor Simulators” IP-SOC'2010 Grenoble Nov. 30 Dec. 1 2010
- Xilinx, Inc. “Triple Module Redundancy Design Techniques for Virtex FPGAs,” www.xilinx.com/support/documentation/application_notes/xapp197.pdf
- Xilinx, Inc. “TMRTool,” http://www.xilinx.com/ise/optional_prod/tmrtool.htm
- Pollina, M. Leclerc, Y. Conquet, E. Perrotin, M. Bois, G. Moss, L. “The ASSERT Set of Tools for Engineering (TASTE): Demonstrator, HW/SW Codesign and Future Evolution,” ERTS2'12 Toulouse Feb. 1 3 2012