This content is not included in
your SAE MOBILUS subscription, or you are not logged in.
The CHARTS Project: An innovation Matrix
Technical Paper
2011-01-2753
ISSN: 0148-7191, e-ISSN: 2688-3627
Annotation ability available
Sector:
Language:
English
Abstract
In the development process, the test phase is considered the most important challenge for designers of safety critical avionic systems found in modern helicopters. Indeed, these Test Systems often operate in uncertain conditions and they must provide safety, fault tolerance, and deterministic timing guarantees. Due to the ever-changing face of technology, the Eurocopter research department leads to the development of Pro- Active Test Systems.
In the current state-of-the-art industrial practice, different test benches are used for the verification of various helicopter ranges (EC175, EC135, etc.) and Unit(s)-Under-Test (UUTs) (automatic pilot, navigation, etc.). Each test bench relies on a specific hardware architecture and software tools. This is due to the heterogeneity of the helicopter parts (which are under test) in terms of computing requirements and handled data structures. In general, several specialised CPU boards are needed to satisfy real time constraints which lead to sophisticated synchronization and communication schemes. In addition to this, dedicated avionic I/O boards (Arinc 429, 1553, etc.) are required depending on the UUTs. This test methodology calls for separate teams with different domain experts in order to achieve the test of each part. The overall avionic system verification is done through the first prototype of the helicopter. Today, this test process is very complex and expensive to perform.
Our paper addresses the above test methodology limitations and calls for an innovative avionic test environment. Our main objective is to build up a generic test environment by the means of offering more flexibility regarding the selection of the suitable target avionic system. An efficient test methodology favors the reuse and the interoperability of hardware and software models while switching between different scenarios.
Authors
Citation
Belanger, N. and Afonso, G., "The CHARTS Project: An innovation Matrix," SAE Technical Paper 2011-01-2753, 2011, https://doi.org/10.4271/2011-01-2753.Also In
References
- Putnam, A. Bennett, D. Dellinger, E. Mason, J. Sundararajan, P. Eggers, S. “Chimps: A c-level compilation flow for hybrid cpu-fpga architectures,” 2008
- Belanger, N. Bovier, J. Gilot, J.-F. Lebailly, J.-P. Rubio, M. “Multi- Core computers and PCI Express The future of data acquisition and control systems,” ETTC International Conference Toulouse, France 2009
- Belanger, N. Favarcq, N. Fusero, Y. “An open real time test system approach,” in IEEE International Confererence on Advances in System Testing and Validation Lifecycle Porto, Portugal Sep. 2009
- Plankl, H. “Embedded solutions for development tests, component tests and system integration in the test centre,” Aerospace Testing Munich, Germany 2009
- Asano, S. Maruyama, T. Yamaguchi, Y. “Performance Comparison of FPGA, GPU AND CPU in Image Processing,” 19th IEEE International Conference on Field Programmable Logic and Applications FPL Prague, Czech Republic Aug. 2009
- MULTICORE COMMUNICATIONS API WORKING GROUP http://www.multicore-association.org/workgroup/comapi.php
- Mentor Graphics “An open source implementation of the MCAPI standard for closely distributed IPC,” https://bitbucket.org/hollisb/openmcapi/wiki/Home
- Rosinger, Hans-Peter “Connecting Customized IP to the MicroBlaze Soft Processor Using the Fast Simplex Link (FSL) Channel.”
- PLX Technology “The case for pci express in the blackplane,” 2010 http://www.plxtech.com
- Xilinx, “Bus Master DMA Performance Demonstration Reference Design for the Xilinx Endpoint PCI Express Solutions,” November 2010
- MULTICORE RESOURCE MANAGEMENT API WORKING GROUP http://www.multicore-association.org/workgroup/mrapi.php
- VectorFabrics: vfAnalyst “Analyze your sequential C code to create an optimized parallel implementation,” http://www.vectorfabrics.com/
- Intel Corporation: Intel Parallel Studio http://software.intel.com/enus/intel-parallel-studio-home
- CriticalBlue: Prism “An analysis exploration and verication environment for software implementation and optimization on multicore architectures,” http://www.criticalblue.com
- ROCCC Riverside Optimizing Compiler for Configurable Computing http://roccc.cs.ucr.edu
- GAUT High-Level Synthesis tool From C to RTL http://www.labsticc.univ-ubs.fr/www-gaut/
- Planet MDE “Model Driven Engineering,” 2009 http://planetmde.org
- Kim, Minjang Kim, Hyesoon Luk, Chi-Keung “A scalable approach to dynamic data-depedence profiling,” December 2010