This content is not included in
your SAE MOBILUS subscription, or you are not logged in.
Thermo-Mechanical Reliability of Nano-Silver Sintered Joints versus Lead-Free Solder Joints for Attaching Large-Area Silicon Devices
Technical Paper
2010-01-1728
ISSN: 0148-7191, e-ISSN: 2688-3627
Annotation ability available
Sector:
Event:
Power Systems Conference
Language:
English
Abstract
Nano-silver sintered bonding was carried out at 275°C and under 3MPa pressures, and soldering in a vacuum reflowing oven to reduce voiding. Both joints are subject to large shear stresses due to the mismatch in coefficients of thermal expansion (CTE) between the chip and the substrate. In this study, residual stresses in the chip-on-substrate assemblies were determined by measuring the bending curvatures of the bonded structures. An in-house optical setup measured the bending curvatures using a thin-film stress measurement technique. From the measured bending curvatures and the mechanical properties of the constituent materials, residual stresses were calculated. The thermo-mechanical reliabilities of both joining techniques were tested by thermal cycling. The chip assemblies were cycled between -40°C and 125°C (100 minutes of cycle time, 10 minutes of dwell time) and the changes in their bending curvatures were measured. Residual stresses were found to decrease with temperature cycling, which may be due to stress relaxation from creep or crack formation in the die-attach materials. Failure analysis of sintered nano-silver joints, eutectic Sn-3.5Ag solder (SAC305) joints and eutectic SnCu0.7Ni solder (SN100C) joints was performed by means of cross-sectioning and scanning electron microscopy (SEM) after 800 thermal cycles. For both solder materials with copper substrate, fatigue fracture started at the edge of the solder, and crack propagation across the solder joint was observed. No cracks were found at the joints between silicon and sintered nano-silver. The stress-relaxation behavior of all die-attach layers are hypothesized.
Recommended Content
Authors
Citation
Jiang, L., Ngo, K., and Lu, G., "Thermo-Mechanical Reliability of Nano-Silver Sintered Joints versus Lead-Free Solder Joints for Attaching Large-Area Silicon Devices," SAE Technical Paper 2010-01-1728, 2010, https://doi.org/10.4271/2010-01-1728.Also In
References
- Calata, J. N. Lei, T. G. Lu, G. Q. “Sintered nanosilver paste for high-temperature power semiconductor device attachment,” International Journal of Materials & Product Technology 34 95 110 2009
- Lu, G. Q. Calata, J. N. Lei, G. Y. Chen, X. “Low-temperature and pressureless sintering technology for high-performance and high-temperature interconnection of semiconductor devices,” 8th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Micro-Electronics and Micro-Systems London, ENGLAND 2007 609 613
- Calata, J. N. Bai, G. Lei, G. Lu, G. Q. Ieee, “Nanoscale silver paste and its sintering for attaching semiconductor devices,” 11th International Symposium on Advanced Packaging Materials - Processes, Properties and Interface Atlanta, GA 2006 35 35
- Calata, J. N. Bai, J. G. Liu, X. S. Wen, S. H. Lu, G. Q. “Three-dimensional packaging for power semiconductor devices and modules,” IEEE Trans. Advanced Packaging 28 404 412 Aug 2005
- Bai, J. G. F. Lu, G. Q. “Thermomechanical reliability of low-temperature sintered silver die attached SiC power device assembly,” IEEE Trans. Device and Materials Reliability 6 436 441 Sep 2006
- Chen, X. Li, R. Qi, K. Lu, G. Q. “Tensile behaviors and ratcheting effects of partially sintered chip-attachment films of a nanoscale silver paste,” Journal of Electronic Materials 37 1574 1579 Oct 2008
- Sankaran, V. A. Chen, C. Avant, C. S. Xu, X. Ieee, “Power cycling reliability of IGBT power modules,” Ias '97- Conference Record of the 1997 IEEE Industry Applications Conference / Thirty-Second Ias Annual Meeting 1-3 New York IEEE 1997 1222 1227
- Shiue, R. K. Chang, P. C. Zhuang, W. D. Spie, S. “Stress and strain simulation of power MOSFET solder attachment on different substrates,” 2000 International Symposium on Microelectronics. 4339 2000 105 111
- Lang, F. Q. Hayashi, Y. Nakagawa, H. Aoyagi, M. Ohashi, H. “Joint Reliability of Double-Side Packaged SiC Power Devices to a DBC Substrate with High Temperature Solders,” Eptc: 2008 10th Electronics Packaging Technology Conference 1-3 New York IEEE 2008 897 902
- Hsueh, C. H. “Modeling of elastic deformation of multilayers due to residual stresses and external bending,” Journal of Applied Physics 91 9652 9656 Jun 2002
- Ratchev, P. Vandevelde, B. De Wolf, I. Reliability and Failure analysis of SnAgCu solder interconnections for PSGA packages on Ni/Au surface finish IEEE Trans. Device and Materials Reliability 4 1 March 2004
- Vandevelde, B. “Thermo-mechanical modeling of solder joint reliability for electronic package systems,” Catholic Univ. of Leuven Belgium Mar. 2002
- Lee, W.W. Nguyen, L.T. Selvaduray, GS. “Solder joint fatigue models: review and applicability to chip scale packages” Microelectronics Reliability 231 244 2000
- Yang, Wenge Messier, Robert w. Jr “Microstructure evolution of eutectic Sn-Ag solder joint” Journal of Electronic Materials 23 765 771 8 2004